Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
odmkSeijin
on May 7, 2017
|
parent
|
context
|
favorite
| on:
VHDL or Verilog?
Uh, yes, that is all true (except maybe the processor with feedback bit is debatable..). I agree with all this, and yet my arguments for why C++ HLS is a good thing remain the same.
Consider applying for YC's Summer 2026 batch! Applications are open till May 4
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: